Russian Federation
Russian Federation
This article considers the process of synthesizing a comparator for comparing two two-bit numbers with three output signals indicating the relationships between the numbers (greater, less, or equal). Truth tables and logical expressions for each function are provided. The structure of the comparator circuit is described, and possible optimization paths through the minimization of logical expressions are proposed.
comparator, logical circuit, minimization, binary arithmetic, digital systems
1. Tanenbaum E. S., Ostin T. Arhitektura komp'yutera. – 6-e izd. – 2024. – ISBN 978-5-4461-1103-9.
2. Ugryumov, E. P. Cifrovaya shemotehnika: ucheb. posobie dlya vuzov. – 3-e izd. – SPb.: BHV-Peterburg, 2010. – 816 s.: il.
3. Sazhnev, A. M. Cifrovye ustroystva i mikroprocessory: uchebnoe posobie dlya vuzov / A. M. Sazhnev. – 3-e izd., pererab. i dop. – Moskva: Izdatel'stvo Yurayt, 2024. – 148 s. – ISBN 978-5-534-18602-4.
4. Sazonova, S.A. Modelirovanie opasnyh vnutrennih usiliy pri raschete smeshannym metodom staticheski neopredelimyh ram so sterzhnyami zadannoy zhestkosti / S.A. Sazonova, V.F. Asminin, A.V. Zvyaginceva // Modelirovanie sistem i processov. – 2021. – T. 14, № 2. – S. 44-54. – DOI:https://doi.org/10.12737/2219-0767-2021-14-2-44-54.
